



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re U.S. Patent No. 7,177,196)	Serial No. 10/073,999
)	
Inventor(s): Ken TAKEUCHI et al)	Filed: February 14, 2002
)	
Issue Date: February 13, 2007)	Attorney Docket No. 001701.00140

For: NONVOLATILE SEMICONDUCTOR MEMORY HAVING PLURAL DATA STORAGE PORTIONS FOR A BIT LINE CONNECTED TO MEMORY CELLS

REQUEST FOR CERTIFICATE OF CORRECTION Certificate

U.S. Patent and Trademark Office Customer Service Window Randolph Building, Mail Stop: Certificate of Correction Branch 401 Dulany Street

SEP 2 5 2007

of Correction

Sir:

Alexandria, VA 22314

Pursuant to 35 U.S.C. § 254 and 37 C.F.R. § 1.322, this is a request for the issuance of a Certificate of Correction in the above-identified patent. Two (2) copies of PTO Form 1050 are appended. The complete Certificate of Correction involves one page.

The mistakes identified in the appended Form occurred through no fault of the Applicants, as clearly disclosed by the records of the application, which matured into this patent. Enclosed for your convenience are the relevant portions of the Amendment filed July 31, 2006.

Issuance of the Certificate of Correction containing the corrections is respectfully requested. Since these changes are necessitated through no fault of the Applicants, no fee is believed to be associated with this request. Nonetheless, should the Patent and Trademark Office determine that a fee is required, please charge our Deposit Account No. 19-0733.

Respectfully submitted,

BANNER & WITCOM, LTD

Dated: September 12, 2007 Banner & Witcoff, Ltd

1100 13th Street, N.W., Suite 1200 Washington, D.C. 20005-4051

(202) 824-3000

Christopher R. Glembocki Registration No. 38,800

SEP 25 2007

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO.:

7,177,196

DATED:

February 13, 2007

INVENTOR(S):

Ken TAKEUCHI et al

It is certified that errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the cover page, References Cited section (56), Foreign Patent Documents:

Please insert the following references:

--JP 11-17619

07/1999

JP 11-167800

06/1999

CN 1211040A

03/1999--

In Column 101, Claim 5, Line 1:

Please replace "bit connected" with --bit line connected--

In Column 101, Claim 5, Line 21:

Please replace "second memory cell" with --second bit line is latched in said common latch circuit and a verify read operation to verify whether said second memory cell--

In Column 101, Claim 10, Line 59:

Please insert -- a second bit line;--

In Claim 11, Column 102, Line 31-Column 103, Line 4:

Please replace Claim 11 with the following:

-- The nonvolatile semiconductor memory according to claim 10, wherein said first and second memory cells are connected to a same word line.--

In Claim 12, Column 102, Lines 5-8:

Please replace Claim 12 with the following:

--The nonvolatile semiconductor memory according to claim 11, wherein while said program/read data is held by said first, second, third, or fourth bit line, a potential of a bit line adjacent to said first, second, third, or fourth bit line is set at a fixed potential.--

In Claim 13, Column 104, Lines 1-6:

Please replace -- The nonvolatile semiconductor memory according to claim 12, wherein said fixed potential is a ground potential or a power supply potential.--

Mailing Address of Sender:

U.S. PAT. NO 7,177,196

No. of add'l copies @ \$0.50 per page

Banner & Witcoff, Ltd. 11th Floor 1001 G Street, N.W. Washington, DC 20001-4597

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.:

7,177,196

DATED:

February 13, 2007

INVENTOR(S):

Ken TAKEUCHI et al

It is certified that errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the cover page, References Cited section (56), Foreign Patent Documents:

Please insert the following references:

--JP 11-17619

07/1999

JP 11-167800

06/1999

CN 1211040A

03/1999--

In Column 101, Claim 5, Line 1:

Please replace "bit connected" with --bit line connected--

In Column 101, Claim 5, Line 21:

Please replace "second memory cell" with --second bit line is latched in said common latch circuit and a verify read operation to verify whether said second memory cell--

In Column 101, Claim 10, Line 59:

Please insert -- a second bit line; --

In Claim 11, Column 102, Line 31-Column 103, Line 4:

Please replace Claim 11 with the following:

-- The nonvolatile semiconductor memory according to claim 10, wherein said first and second memory cells are connected to a same word line.--

In Claim 12, Column 102, Lines 5-8:

Please replace Claim 12 with the following:

--The nonvolatile semiconductor memory according to claim 11, wherein while said program/read data is held by said first, second, third, or fourth bit line, a potential of a bit line adjacent to said first, second, third, or fourth bit line is set at a fixed potential.--

In Claim 13, Column 104, Lines 1-6:

Please replace -- The nonvolatile semiconductor memory according to claim 12, wherein said fixed potential is a ground potential or a power supply potential.--

Mailing Address of Sender:

U.S. PAT. NO 7,177,196

Banner & Witcoff, Ltd. 11th Floor 1001 G Street, N.W. Washington, DC 20001-4597

No. of add'l copies @ \$0.50 per page

SEP 2 5 2007



The USPTO has received your submission at 5:18 Eastern Time on 31-JUL-2006 .

No fees have been paid for this submission. Please remember to pay any required fees on time to prevent abandonment of your application.

eFiled Application Information

er nea Appheation information	
EFS ID	1133677
Application Number	¥10073999
Confirmation Number	9741
Title	NONVOLATILE SEMICONDUCTOR MEMORY HAVING PLURAL DATA STORAGE PORTIONS FOR A BIT LINE CONNECTED TO MEMORY CELLS
First Named Inventor	Ken Takeuchi
Customer Number or Correspondence Address	22907
Filed By	Christopher R. Glembocki
Attorney Docket Number	001701.00140
Filing Date	14-FEB-2002
Receipt Date	631-JUE-2006-
Application Type	Utility .

Application Details

Submitted Files	Page Document Count Description	ile Size	Warni	ngs
001701_00140_amend_07_31_2006.pdf	6	89003 bytes	◆ PAS	S
	Document Description	_	Start	Page End
	Amendment - After Non-Final Rejection	9	1	1
	Claims		2	5
	Applicant Arguments/Remarks Made in an Amendment		6	6

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

SEP 25 2007 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance

of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

If you need help:

- Call the Patent Electronic Business Center at (866) 217-9197 (toll free) or e-mail EBC@uspto.gov for specific questions about Patent e-Filing.
- Send general questions about USPTO programs to the <u>USPTO Contact Center (UCC)</u>.
- If you experience technical difficulties or problems with this application, please report them via e-mail to Electronic Business Support or call 1 800-786-9199.

SEP 25 2007



PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

)	In Re Application Of)	
Serial No.: 10/073,999) Examiner: H. Ho Filed: February 14, 2002) Confirmation No. 9741 For: Nonvolatile Semiconductor Memory Having Plural Data Storage Portions For A Bit Line Connected To Memory)	Ken Takenchi et al) Group Art Unit:	2827
Filed: February 14, 2002) Confirmation No. 9741) For: Nonvolatile Semiconductor Memory Having Plural Data Storage Portions For A Bit Line Connected To Memory)) Examiner:	Н. Но
For: Nonvolatile Semiconductor Memory) Atty No. 001701.00140 Having Plural Data Storage Portions) For A Bit Line Connected To Memory)	Serial No.: 10/073,999)	
Having Plural Data Storage Portions) For A Bit Line Connected To Memory)	Filed: February 14, 2002) Confirmation No.	9741
For A Bit Line Connected To Memory)	For: Nonvolatile Semiconductor Memor	ry) Atty No.	001701.00140
	Having Plural Data Storage Portion	is)	
Cells)	For A Bit Line Connected To Memo	ory)	
,	Cells)	

U.S. Patent and Trademark Office Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Amendment

The paper is being filed in response to the office action of July 28, 2006. If any fees are required for this paper, please charge such fees to deposit account no. 19-0733.

Listing of Claims begins on page 2 of this paper.

Remarks begin on page 6 of this paper.

Ken Takeuchi et al. - U.S. Serial No. 10/073,999

The listing of claims will replace all prior versions, and listings, of claims in the application:

LISTING OF CLAIMS:

- 1-47. Cancelled
- 48. (Currently Amended) A nonvolatile semiconductor memory comprising:
- a first string line including a first memory cell and a first select transistor connected in series;
- a second string line including a second memory cell and a second select transistor connected in series;
 - a first bit line connected to said first string line;
 - a second bit line connected to said second string line, being different from said first bit line;
 - a common node connected to one ends of said first and second bit lines; and
 - a common latch circuit connected to said common node,

wherein

said first and second memory cells are programmed substantially simultaneously; and while said a program voltage is supplied to said second memory cell, a verify read operation to verify whether said first memory cell has been programmed sufficiently, is carried out by said common latch circuit, and while said program voltage is supplied to said first memory cell, a verify read operation to verify whether said second memory cell has been programmed sufficiently, is carried out by said latch common circuit.

49. (Currently Amended) A nonvolatile semiconductor memory according to claim 48, wherein

while a <u>said</u> program voltage is supplied to said second memory cell, program data of said second memory cell is held by said second bit line, and

while said program voltage is supplied to said first memory cell, program data of said first memory cell is held by said first bit line.

- 50. (Previously Presented) A nonvolatile semiconductor memory comprising: a first string line including a first memory cell and a first select transistor connected in series;
- a second string line including a second memory cell and a second select transistor connected in series;
 - a first bit line connected to said first string line;

Ken Takeuchi et al. - U.S. Serial No. 10/073,999

a second bit line connected to said second string line, being different from said first bit line; a common node connected to one ends of said first and second bit lines; and a common latch circuit connected to said common node, wherein

said first and second memory cells are programmed substantially simultaneously;

while a program voltage is supplied to said second memory cell, program data of said second memory cell is held by said second bit line, and while said program voltage is supplied to said second memory cell, the program data of said first memory cell held by said first bit line is latched in said common latch circuit and a verify read operation to verify whether said first memory cell has been programmed sufficiently, is carried out by said common latch circuit;

while said program voltage is supplied to said first memory cell, program data of said first memory cell is held by said first bit line, and while said program voltage is supplied to said first memory cell, the program of data said second memory cell held by said second bit line is latched in said common latch circuit and a verify read operation to verify whether said second memory cell has been programmed sufficiently, is carried out by said common latch circuit.

51. Cancelled.

- 52. (Original) The nonvolatile semiconductor memory according to claim 48, wherein said first memory cell and said second memory cell are connected to different word lines.
- 53. (Original) The nonvolatile semiconductor memory according to claim 49, wherein said first memory cell and said second memory cell are connected to different word lines.
- 54. (Original) The nonvolatile semiconductor memory according to claim 50, wherein said first memory cell and said second memory cell are connected to different word lines.

55. Cancelled.

56. (Previously Presented) A nonvolatile semiconductor memory comprising: a first string line including a first memory cell and a first select transistor connected in series; a first bit line connected to said first string line;

Ken Takeuchi et al. – U.S. Serial No. 10/073,999

- a second bit line, being different from said first bit line;
- a common node connected to one ends of said first and second bit lines latching program / read data; and
 - a common latch circuit connected to said common node,

wherein

while a program voltage is supplied to said first memory cell, program data of said first memory cell is held by at least one of said first and second bit lines;

after said program voltage is supplied to said first memory cell, said common latch circuit is electrically connected to said second bit line and the program data of said first memory cell held by said second bit line is latched in said common latch circuit; and

- a verify read operation to verify whether said first memory cell has been sufficiently programmed, is carried out using said program data latched in said common latch circuit.
 - 57. (Previously Presented) A nonvolatile semiconductor memory comprising: a first string line including a first memory cell and a first select transistor connected in series; a first bit line connected to said first string line;

a second bit lines

- a second string line including a second memory cell and a second select transistor connected in series;
 - a third bit line connected to said second string line;
 - a fourth bit line;
- a common node connected to one ends of said first, second, third and fourth bit lines, latching program/read data of at least one of said first and second memory cells; and
 - a common latch circuit connected to said common node,

wherein

said first, second, third and fourth bit lines are different from each other;

said first and second memory cells are programmed substantially simultaneously, program data of said first memory cell is held by at least one of said first and second bit lines, and program data of said second memory cell is held by at least one of said third and fourth bit lines while a program voltage is supplied to said first and second memory cells;

a verify read operation to verify whether said first memory cell has been sufficiently

Ken Takeuchi et al. - U.S. Serial No. 10/073,999

programmed, is carried out by said common latch circuit, and program data of said second memory cell is held by said fourth bit line while conducting the verify read operation of said first memory cell; and

said common latch circuit and said fourth bit line are electrically connected to each other, after the program data of said second memory cell held by said fourth bit line is latched in said common latch circuit, a verify read operation to verify whether said second memory cell has been sufficiently programmed, is carried out using the program data of said second memory cell held by said common latch circuit, and while conducting a verify read operation of said second memory cell, the program data of said first memory cell is held by said second bit line.

58. (Previously Presented) The nonvolatile semiconductor memory according to claim 57, wherein

said first and second memory cells are connected to a same word line.

59 - 61. Cancelled.

62. (Previously Presented) The nonvolatile semiconductor memory according to claim 56, wherein

while said program / read data is held by said first or second bit line, a potential of a bit line adjacent to said first or second bit line is set at a fixed potential.

- 63. (Original) The nonvolatile semiconductor memory according to claim 62, wherein said fixed potential is a ground potential or a power supply potential.
- 64. Canceled
- (Previously Presented)—The nonvolatile semiconductor memory according to claim > (57, wherein

while said program/read data is held by said first, second, third or fourth bit line, a potential?

of a bit line adjacent to said first, second, third or fourth bit line is set at a fixed potential?

66. (Previously Presented) The nonvolatile semiconductor memory according to claim (65, wherein said fixed potential is a ground potential or a power-supply potential.

67-81. Canceled



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/072\539	02/14/2002	Ken Takeuchi	001701.00140	9741
22907	7590 04/14/2005		EXAMI	INER
BANNER &	WITCOFF		но, но)AI V
1001 G STRE	EET N W			
SUITE 1100			. ART UNIT	PAPER NUMBER
WASHINGT	ON, DC 20001		2827	
			DATE MAILED:(04//14/2005	

. Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
		10/073,999	TAKEUCHI ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Hoai V. Ho	2827	
Period fe	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address	•
THE - External after - If the - If NC - Failth	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. a period for reply specified above is less than thirty (30) days, a reply operiod for reply is specified above, the maximum statutory period we tree to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	16(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	ely filed will be considered timely. The mailing date of this communication (35 U.S.C. & 133).	alion.
Status				
1)⊠	Responsive to communication(s) filed on 2/23/	<u>05</u> .		
		action is non-final.	. •	
3)	Since this application is in condition for allowar	· · · · · · · · · · · · · · · · · · ·		s is
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.	
Disposit	ion of Claims			
4)⊠	Claim(s) 47-60,62,63,65 and 66 is/are pending	in the application.	·	
	4a) Of the above claim(s) is/are withdraw	vn from consideration.	•	
	Claim(s) is/are allowed.			
	Claim(s) <u>47-60,62,63,65 and 66</u> is/are rejected			
8)	Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	r election requirement		
		cicolon requirement.		
Applicat	ion Papers			
•	The specification is objected to by the Examine			
10)⊠	The drawing(s) filed on 14 February 2002 is/are			
	Applicant may not request that any objection to the	_	* *	44.0
11)	Replacement drawing sheet(s) including the correcti The oath or declaration is objected to by the Ex			
•		arianor, resto the attached Office	ACION OF IONNET 10-132	.
, -	under 35 U.S.C. § 119			
	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	-(d) or (f).	100
a)		hous been medical		
	1. ☐ Certified copies of the priority documents2. ☒ Certified copies of the priority documents		on No. 00/667.640	
	3. Copies of the certified copies of the priori			
,	application from the International Bureau		a m tino manonar otago	
* 5	See the attached detailed Office action for a list of	of the certified copies not receive	d.	
		•		
Attachus	W-1		•	
Attachmen 1) Notice	t(s) e of References Cited (PTO-892)	4) Interview Summary	(PTO-413)	
2) Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	te	A
Pape	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 3/10/05	5) Notice of Informal Pa	atent Application (PTO-152)	

PTO. 99:030 (03:03)
Approved for use through 07/31/2008. OMB 6681:0031
U.S. Petent and Tradomark Office; U.S. DEPARTMENT OF COMMERCE

EN State for form 1449APTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Uso as many shoots as necessary)

Sheet of 1 1

Complete If Known					
Application Number	66.073.8999				
Filing Date	February 14, 2002				
First Named Inventor	Ken Takeuchi et al.				
An Un?	2818- 2827				
Examiner Name	H. Ho				
Attomoy Dockel Number	001701.00140	\overline{J}			

	U.S. PATENT DOCUMENTS					
Extract	6.5	Document Number	Publication Date	Nama el Putentro el Applicant el Cura Document	Proces, Columns, Luces, Whom Relayed	
in:3's *	K3,	Number - Kind Code ² (# Leann)	t211-00-YYYY	Città d'adirent	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
		us-				
		US-				
		us-				

FOREIGN PATENT DOCUMENTS						
Examiner	Cito	Foreign Patent Document	Publication Date	Name of Patentice or	Pages, Columns, Lines,	
Initials*	No."	Country Codo ³ - Nurrice A - Kind Codo ⁶	KX-00-777	Applicant of Cited Document	Where Relevant Passages or Relevant Figures Appear	T ^c
5HW		JP111-17819		Lee Jin-Woo et al.		Abstract
HAVE	Burnet.	UP-111-167800°	06/22/1999	Kanda Kazue		Abstract
		EN 1211040A	03/17/1999	a Chung D. J. et al.	94	Abstract
			71			
			 			
			}			

···		non patent literature documents	
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	7 2
		Chinese Office Action with translation.	YES

Exeminer Signature	H.	HO	Date Considered	March 3	, 2005

EXAMINER: tribal if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and considered, include copy of this form with next communication to applicant. Applicants unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at wnx.usplo.gov or MPEP 801.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document where WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language Translation is sitisched.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete spicetion form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete spicetion form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Potent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissionar for Patents, P.O. Box 1450, Alexandria, VA 22313-1459.

If you need essistance in completing the form, call 1-800-PTO-9199 and select option 2.